NXP Semiconductors /MIMXRT1064 /WDOG1 /WCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WCR

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WDZST_0)WDZST 0 (WDBG_0)WDBG 0 (WDE_0)WDE 0 (WDT_0)WDT 0 (SRS_0)SRS 0 (WDA_0)WDA 0 (SRE_0)SRE 0 (WDW_0)WDW 0 (WT_0)WT

WDW=WDW_0, SRS=SRS_0, WDT=WDT_0, WDA=WDA_0, WT=WT_0, WDBG=WDBG_0, WDZST=WDZST_0, WDE=WDE_0, SRE=SRE_0

Description

Watchdog Control Register

Fields

WDZST

Watchdog Low Power

0 (WDZST_0): Continue timer operation (Default).

1 (WDZST_1): Suspend the watchdog timer.

WDBG

Watchdog DEBUG Enable

0 (WDBG_0): Continue WDOG timer operation (Default).

1 (WDBG_1): Suspend the watchdog timer.

WDE

Watchdog Enable

0 (WDE_0): Disable the Watchdog (Default).

1 (WDE_1): Enable the Watchdog.

WDT

WDOG_B Time-out assertion

0 (WDT_0): No effect on WDOG_B (Default).

1 (WDT_1): Assert WDOG_B upon a Watchdog Time-out event.

SRS

Software Reset Signal

0 (SRS_0): Assert system reset signal.

1 (SRS_1): No effect on the system (Default).

WDA

WDOG_B assertion. Controls the software assertion of the WDOG_B signal.

0 (WDA_0): Assert WDOG_B output.

1 (WDA_1): No effect on system (Default).

SRE

software reset extension, an option way to generate software reset.

0 (SRE_0): using original way to generate software reset (default)

1 (SRE_1): using new way to generate software reset.

WDW

Watchdog Disable for Wait

0 (WDW_0): Continue WDOG timer operation (Default).

1 (WDW_1): Suspend WDOG timer operation.

WT

Watchdog Time-out Field

0 (WT_0): - 0.5 Seconds (Default).

1 (WT_1): - 1.0 Seconds.

2 (WT_2): - 1.5 Seconds.

3 (WT_3): - 2.0 Seconds.

255 (WT_255): - 128 Seconds.

Links

() ()